Abstract -Negative bias temperature instability (NBTI)-generated defects (GDs) have been widely observed and known to play an important role in device's lifetime. However, its characterization and modeling in nanoscaled devices is a challenge due to their stochastic nature. The objective of this paper is to develop a fast and accurate technique for characterizing the statistical properties of NBTI aging, which can be completed in one day and thus reduce test time significantly. The fast speed comes from replacing the conventional constant voltage stress by the voltage step stress (VSS), while the accuracy comes from capturing the GDs without recovery. The key advances are twofold: first, we demonstrate that this VSS-GD technique is applicable for nanoscaled devices; second, we verify the accuracy of the statistical model based on the parameters extracted from this technique against independently measured data. The proposed method provides an effective solution for GD evaluation, as required when qualifying a CMOS process.
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Typical result from the VRS test, the voltage step (ΔV) was set to 100 mV, and the stress duration (Δt) varied from 500 to 0.1 s, providing ramp rates from 0.0002 to 1 V/s, all with a sense delay of 1 ms. (b) Comparison between the VRS prediction and the measurements from CVS test. Both VRS and CVS measurements are performed on multiple devices on the process described in Section II. exhibit different energy distributions and temporal kinetics [8] . AHTs and a small portion of GDs can be ascribed to the recoverable components, while most of GDs belong to the permanent component [7] . AHT has received many attentions recently: Random telegraph noise (RTN) [9] and time dependent defect spectrum (TDDS) [10] techniques are widely used to understand their properties, based on which the defectcentric distribution [2] was proposed for modeling.
However, there is less research on the GD component [6] , [11] , [12] . The GD follows an empirical power law against both stress time and gate [13] : (1) wherein the overdrive voltage V gov is defined as V g -V th . To accelerate NBTI stresses, V gov is raised above its normal operation level. Accelerated test under constant voltage stress (CVS) scheme is normally applied with typical total testing time of a few days [14] . This is tolerable for big devices, where device-to-device variation (DDV) is negligible. However, scaled device requires repetitive tests to retrieve statistical properties of DDV and the task becomes laborious. The voltage ramp stress (VRS) methodology was introduced to yield meaningful reliability data in short time [15] , [16] . VRS is an efficient screening tool for comparing different processes, but its accuracy is less satisfactory: Fig. 1 shows there can be large differences between V th measured by CVS tests and that predicted by the model extracted from VRS tests.
The objective of this paper is to develop a technique that is not only fast, but also accurate, for characterizing the stochastic GDs and to verify the accuracy of the model based on it. This technique combines the two methods proposed by us recently for large devices: one of them captures GDs in their entirety, so that the extracted n becomes independent of measurement conditions [17] ; the other uses a voltage step stress (VSS) for extracting the voltage exponent m rapidly [18] . Unlike the VRS that changes device for each voltage ramp, VSS uses the same device for all voltage steps. In Section III, we will develop the technique and verify its prediction capability against test data for large devices. In Section IV, for the first time, this technique is applied to characterize the statistical properties of GDs, use them for statistical modeling, and verify its accuracy against experimental data. Section IV concludes this paper.
II. DEVICES AND EXPERIMENTS
The pFETs with TiN gate are used in this paper. The gate dielectric stack is HfO 2 with Al 2 O 3 capping layer, and the equivalent oxide thickness is 1.45 nm. Devices with channel length/width of 1 μm/1 μm and 0.07 μm/0.09 μm are used in this work. The pulse measurement is used to monitor the full I d ∼ V g within 3 μs [19] . For variability tests, the proposed method is repeated on multiple samples and I d ∼ V g measurements are repeated for 100 times to capture its within-device fluctuation (WDF) that will be elaborated in Section IV. V th was measured as the V g shift at a constant I d = 0.5μA. The testing temperature is 125°C unless otherwise specified.
III. VOLTAGE STEPPING STRESS TECHNIQUE FOR GD CHARACTERIZATION A. GD Determination
The time exponent, n in (1), extracted by the conventional CVS depends on the delay between stress and measurement. Our recent work reveals that this is due to the discharging of some GD within the Si bandgap [17] . By adding a recharge stage after discharging as shown in Fig. 2(a) , the discharged GD can be refilled, so that all the GD can be captured without recovery. This makes the extracted n independent of the stress and measurement conditions. The details and results can be found in [15] .
B. Voltage Step Stress Technique and Validation
GD under any overdrive voltage V gov can be predicted if the parameters, g 0 , m, and n in (1), are accurately determined. n can be obtained by performing a single short CVS test under constant V gov [17] . To determine g 0 and m, the conventional methods apply several V gov [13] , while VRS applies several different ramp rates [15] . Both require device change for each V gov or ramp rate. The VSS technique, on the other hand, uses a sequence of V gov steps, does not need device change [18] , and will be adopted here.
The V gov waveform used by VSS is given in Fig. 2(b) : V g_ov starts from a value close to operating condition (i.e., −0.3 V) and then gradually increases with a small A stress-dischargerecharge sequence is used. At the end of recharge step, ΔV th was monitored from a corresponding I d ∼ V g , which was taken from the 3-μs pulse edge with V d = −0.1 V applied. tdisch and tch have negligible impact on GD extraction [17] . In this paper, tdisch = tch = 10 s is used. (b) V g waveform for the fast VSS technique. step (20 mV in our test). Each step is applied for a predefined time, t (10 s here). At the end of each step, GDs are monitored by the procedure in Fig. 2(a) . In this way, we combine the GD measurement method described in Section III-A [17] with the VSS method [18] and the combined technique will be referred to as VSS-GD technique.
Under a given V gov , GD is generated and the AHTs below the fermi-level corresponding to this V gov will be charged. By applying positive V gdisch , all the AHT and some GD within the bandgap will be discharged. What is worth noting is that although AHTs are difficult to be fully discharged under 0 V, this can be achieved when applying a positive V gdisch . The intended normal operation voltage for a process, V gch (−1.2 V here) is then applied to recharge the discharged GD, so that they can be captured in their entirely.
A typical result is shown in Fig. 3 . Under low V gov , there is a flat plateau. This is because the generation is negligible in 10 s when V gov is low. The V th in this plateau actually comes from the AHTs corresponding to the charging V gch . Since AHTs are "as-grown," they will not increase with stress and remain the same; so long the same V gch is applied. This explains the plateau for low V gov in Fig. 3 .
As V g_ov increases, GD becomes higher, resulting in the rise in Fig. 3 . By subtracting AHT in the plateau from the total ("♦"), GD under different V g_ov can be obtained (" "). According to the VSS method based on (2) [18] , to generate the same amount of GD, a stress under a V gov for a time t is equivalent to a stress under another overdrive voltage V geff for the effective stress time of t eff
With the time exponent n predetermined from the CVS method (0.2 for this process) [17] , t for each step in the VSS test can be converted to t eff under any given m value using (2). To minimize the measurement inaccuracy, GD over 5 mV is used for the analysis. Fig. 4 (a) shows that GD ∼ t (" ") is transformed to GD ∼ t eff kinetics under three different m. With the larger m value, the device takes longer to reach the same degradation, leading to smaller apparent time exponent n'. Only when m is correctly determined, the n' from the transformed kinetics equals to the predetermined n. The corresponding parameter g 0 can then be determined simultaneously, as shown in Fig. 4(b) .
C. Validation of the VSS-GD Method
To validate the VSS-GD method, the extracted parameters are used to predict the GD under various constant V gov . In Fig. 5 , GDs were measured under constant V gov and these data were not used to fit the n, m, and g 0 . Good agreement has been achieved even when V gov is as low as −0.9 V, validating the proposed VSS-GD method.
When extracting the parameters in the power law, VRS uses the total degradation, i.e., the sum of AHTs and GDs. AHTs saturate quickly and do not follow the power law. This is the reason for the inaccuracy of VRS. The VSS-GD method can reliably remove AHTs and only fit the GDs with the power law. This delivers the accuracy.
IV. GENERATED DEFECTS IN NANOSCALED DEVICES
Defects in nanoscaled devices can induce two types of stochastic variations: DDV [20] - [22] and WDF [6] , [23] , [24] . "o") and the data from large device ("x"). σ_WDF from nanoscaled device is much larger than the one from large device which is dominated by system noise. In addition, σ_WDF changes little with stress V gov , confirming that it is dominated by AHTs. (c) For each V gov , the 100 ΔV th were ploted as lines and their mean value as "♦." The μ_GD_WDF (" ") was obtained by subtracting the μ_AHT in the flat plateau.
A. Within-Device Fluctuation of GDs
The same procedure in Fig. 2 is applied on a nanoscaled pFET with the channel length and width of 70 and 90 nm. WDF is caused by random charging and discharging within the same device. In order to capture it, after the discharge and recharge is applied at each voltage step, I d ∼ V g curves were measured 100 times with the interval of 30 ms. The distribution of V th measured from these I d ∼ V g is shown in Fig. 6(a) . The average value increases after higher V gov stress, but the shift is broadly in parallel. Fig. 6(b) shows the standard deviation of WDF σ _WDF being insensitive to the stress V gov . This strongly supports that WDF is dominated by AHTs and GD contributes little to it. This can be explained by their different energy location: compared with AHTs, GDs have higher energy levels and are above the fermi level at the interface when devices are switched ON, so that their charges fluctuate little. 6(c) shows the V th measured for each I d ∼ V g and the average value of the 100 V th after each V gov , μ_WDF ("♦"). Some step-like rise can be observed, most likely due to the generation of an individual defect. Importantly, μ_WDF also has a plateau when V gov is low, similar to the large device in Fig. 3 . As a result, GD can again be separated from the total V th by subtracting this plateau in Fig. 6(c) .
B. Device-to-Device Variation of GDs
After extracting the GD in one single device, the same test like Fig. 6 (c) was repeated on different pFETs to study the DDV of GDs, as shown in Fig. 7 . In favor of the proposed VSS measurement, each test only takes less than one hour. This dramatically improves the test efficiency.
Interestingly, although GD does not introduce timedependent WDF, it exhibits clear DDV. This is because the defect generation is a stochastic process. Therefore, both the averaged value μ_GD and the standard deviation σ _GD need to be determined.
We first concentrate on the average value, μ_GD (" " in Fig. 7 ) μ_GD follows the power law in (1) and it has been reported that the time exponent n of GD is independent of device geometry [25] . The n = 0.2 extracted from large device will be applied to the nanoscaled device. Once n is known, the same analysis procedure as described in Section III-B can be applied to the μ_GD for extracting the model parameter g 0 and m, as shown in Fig. 8(a) and (b) .
What is worth noting is small devices have larger g 0 and smaller m, when compared with big devices, indicating higher trap density with stronger coupling (m/n). This leads to higher degradation compared with large devices. This difference has also been observed and reported [25] , [26] . One potential reason is that the edge-related processing effect: i.e., the degradation at the edge is larger than the middle part of the device and therefore with length scaling, the weight of edges get enhanced [26] .
The distributions of GD under different V g_ov are given in Fig. 9(a) . A higher |V gov | not only increases μ_GD, but also broadens of the distribution, resulting in larger σ _GD. The relationship for the extracted σ _GD and μ_GD is shown in Fig. 9(b) . It can be described by the power law with K 2 ∼ 0.5 
C. Statistical GD Modeling
The red line in Fig. 9 (b) has a K 2 = 0.5, as predicted by the defect-centric model [2] , [3] , which assumes a Poisson distribution for the DDV of GDs. The average V th per trap η and the mean number of traps per device N are related to μ_GD and σ _GD
A η_GD = 3.12 mV is extracted from the slope of the line in Fig. 9(b) . By normalizing to the expected value based on charge-sheet approximation η0 = q * EOT/width x length, we found that η/η0 extracted from our GD component (η/η0 = 2.84) is larger than the value from TDDS technique (η/η0 = 1.47) in which AHT dominates [27] . What is worth noting is that the recent study using charge pumping technique also observed the increase of η_GD with interface states generation [12] . It is speculated that, compared with AHT, GD is more likely located above the current percolation path due to channel-carrier assisting defect generation process.
The procedure for the statistical simulation of GDs is illustrated in Fig. 10 . With the experimentally determined g 0 , m, n, and η as the inputs, μ_ V thGD and μ_N GD at any V gov and t can be calculated by (1) and (5), respectively. If one uses M devices for each stress time, the number of traps per device can be randomly assigned using the Poisson distribution of an average μ_N GD and the impact of each trap on a device δV thGD can be generated from the exponential distribution. The total GD for a device is obtained by summing δV thGD of each trap. To simulate the aging kinetics under a given V gov , the stress time can be varied with the procedure in Fig. 10 repeated for each time. The required input parameters for the simulation are shown in Table I . What is worth noting is that the information of capture and emission time distribution of AHTs is necessary to simulate their dynamic behavior during operation [28] . However, it is not necessary for GD, whose charging is stable under a given use V g. In a real circuit, both GD and WDF should be modeled, but this is out of the scope of this work.
One example under V gov = −1.5 V is given in Fig. 11 (a) where each "+" represents one device and 3000 devices were used. To verify the accuracy of the statistical simulation, μ_GD and σ _GD from the simulation is compared with the independently measured values in Fig. 11(b) and (c) , where the simulation result is shown as the red line. For the measurement, 20 devices were stressed under a constant V gov = −1.5 V and their GDs were measured under constant V gov and represented by the gray lines in Fig. 11(b) . The symbols in Fig. 11(b) and (c) represent the measured μ_GD and σ _GD, respectively. The prediction by the simulation agrees with the measurement. It should be pointed out that the test data in Fig. 11(b) and (c) were not used for fitting.
After verifying the model accuracy, we now use it to simulate the GD under V gov = −0.5 V, a typical overdrive voltage used in real circuits. As shown in Fig. 12 , the simulation starts from 1 s and ends at 10 years, with eight time points per decade and 3000 devices for each time point. At 10 years, the average value is μ_GD = 44 mV. Although this is below the typical lifetime criterion of 50 mV, there are 1033 out of 3000 devices with GD > 50 mV. This indicates that even though the RTN can be well controlled through process optimization [29] ; the circuit performance can still be deteriorated significantly by GD component in the long term. As a result, they need to be properly assessed during process qualification. We emphasize that it only takes less than one day for the proposed VSS-GD test to give the required statistical properties. This is similar to the test time when the conventional CVS is used for large device.
V. CONCLUSION
This work develops a VSS-GD technique for a fast and accurate characterization of the stochastic NBTI-GDs in nanoscaled devices. The fast speed comes from the use of VSS, instead of the conventional CVS, for extracting the voltage exponent. The accuracy is provided by capturing GDs without recovery, so that the extracted time exponent is independent of the measurement conditions. For the first time, we demonstrated that the applicability of VSS-GD to the nanoscaled devices for extracting the statistical properties, standard deviation, and average value. Moreover, we verified that the accuracy of the statistical model with the extracted properties as input parameters against experimental data. The proposed method provides an effective solution for GD evaluation during process qualification. The total test time is within one day, making it readily implementable in industrial test laboratories.
